Prototyping RISC Based, Reconfigurable Networking Applications in Open Source

نویسندگان

  • Jong Hun Han
  • Noa Zilberman
  • Bjoern A. Zeeb
  • Andreas Fiessler
  • Andrew W. Moore
چکیده

In the last decade we have witnessed a rapid growth in data center systems, requiring new and highly complex networking devices. The need to refresh networking infrastructure whenever new protocols or functions are introduced, and the increasing costs that this entails, are of a concern to all data center providers. New generations of Systems on Chip (SoC), integrating microprocessors and higher bandwidth interfaces, are an emerging solution to this problem. These devices permit entirely new systems and architectures that can obviate the replacement of existing networking devices while enabling seamless functionality change. In this work, we explore open source, RISC based, SoC architectures with high performance networking capabilities. The prototype architectures are implemented on the NetFPGA-SUME platform. Beyond details of the architecture, we also describe the hardware implementation and the porting of operating systems to the platform. The platform can be exploited for the development of practical networking appliances, and we provide use case examples.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Hypertransport based low-latency reconfigurable testbed for message-passing developments

High-bandwidth, low-latency MPI implementations are of key importance for clustered, parallel computing machines. The performance of message-passing is based on the underlying network hardware, the network-interface architecture as well as the software design of the message-passing library and ultimately the parallel applications itself. This paper analyzes the application of the HTX-Board, a H...

متن کامل

FPGA prototyping of a RISC processor core for embedded applications

Application-specific processors offer an attractive option in the design of embedded systems by providing high performance for a specific application domain. In this work, we describe the use of a reconfigurable processor core based on an RISC architecture as starting point for application-specific processor design. By using a common base instruction set, development cost can be reduced and des...

متن کامل

The Delft Reconfigurable VLIW Processor

In this paper, we present the rationale and design of the Delft reconfigurable and parameterized VLIW processor called ρ-VEX. Its architecture is based on the Lx/ST200 ISA developed by HP and STMicroelectronics. We implemented the processor on an FPGA as an open-source softcore and made it freely available. Using the ρ-VEX, we intend to bridge the gap between general-purpose and application-spe...

متن کامل

A Soft Processor Overlay with Tightly-coupled FPGA Accelerator

FPGA overlays are commonly implemented as coarse-grained reconfigurable architectures with a goal to improve designers’ productivity through balancing flexibility and ease of configuration of the underlying fabric. To truly facilitate full application acceleration, it is often necessary to also include a highly efficient processor that integrates and collaborates with the accelerators while mai...

متن کامل

International Conference on ReConFigurable Computing and FPGAs, ReConFig 2017, Cancun, Mexico, December 4-6, 2017

RT_2: "Run-time reconfiguration for automatic hardware/software partitioning", Tom Davidson, Karel Bruneel and Dirk Stroobandt CPS_2: "Open Source Precision Timed Soft Processor for Cyber Physical System Applications", Stephen Craven, Jason Smith and Daniel Long RT_3: "Synthesis and Implementation of Hierarchical Finite State Machines with Implicit Modules", Valery Sklyarov, Iouliia Skliarova, ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • CoRR

دوره abs/1612.05547  شماره 

صفحات  -

تاریخ انتشار 2016